By Topic

Methodologies for binding function units for low power in high level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kumar, A. ; Center for Adv. Comput. Studies, Southwestern Louisiana Univ., Lafayette, LA, USA ; Bayoumi, M.

This work considers binding of function units, operating at multiple voltages, in a post-scheduling scenario. The main aim is to minimize the power consumption due to switching activities on the physical adders and multipliers etc. To achieve this, switching activities on the function units are gathered through profiling the data-flow graph of the design by employing random input patterns. The problem of binding is then transformed into a graph-theory problem and solved for optimization of power consumption. Two approaches are considered in this work: a greedy approach, and an optimal approach. Cases are considered when all the resources are operating at the same voltage, as well as, when resources are operating at possibly different voltages. This is the first reported work on binding in a post-scheduling phase when the resources are operating at multiple voltages

Published in:

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on  (Volume:2 )

Date of Conference:

5-8 Sep 1999