By Topic

A 3 V, 10 bit, 6.4 MHz switched-current CMOS A/D converter design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jonsson, B.E. ; Generic Radio Network Products, Ericsson Radio Syst. AB, Stockholm, Sweden

An experimental 6.4 MS/s CMOS A/D converter design is presented. Fully-differential first-generation switched-current circuits with common-mode feedforward were used to realize a 1.5-b/stage pipelined architecture. High sampling rate and large input bandwidth were the main design objectives. The complete ADC was simulated using a SPICE level simulator. Performance is verified by analyzing the FFT of 2048 simulated samples. With fin=3.05 MHz, the simulated SFDR=62.7 dB and SNDR=57 dB. Simulations also indicate more than 6.7 effective number of bits at fin=15.85 MHz. Thus a high input signal bandwidth is demonstrated. Power dissipation is estimated to be less than 90 mW from a 3.0 V supply. Die area is 2.7 mm2 when implemented in a 0.8 μm digital CMOS process

Published in:

Electronics, Circuits and Systems, 1998 IEEE International Conference on  (Volume:1 )

Date of Conference:

1998