SOI digital circuits: design issues

This paper reviews the recent advances in SOI digital CMOS circuits. Particular emphases is placed on the impact of floating-body in partially-depleted devices on the circuit operation, stability, and functionality. Unique SOI design aspects such as parasitic bipolar effect and hysteretic V/sub T/ variation are addressed. Circuit techniques to improve the noise immunity and global design issues are also addressed.