By Topic

Hierarchical error diagnosis targeting RTL circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Boppana, V. ; Fujitsu Labs. of America, Sunnyvale, CA, USA ; Ghosh, I. ; Mukherjee, R. ; Jain, J.
more authors

Diagnosis algorithms targeting design errors in RTL circuit descriptions are presented in this paper. The algorithms presented exploit the hierarchy available in RTL designs to locate design errors. Xlists are shown to be useful to capture the effects of design errors within components of RTL designs. Information from the simulation of Xlists is used to systematically diagnose components in error. Experiments are performed on RTL benchmark circuits using a prototype that we have developed to demonstrate the rapid and accurate location of errors. They also show that diagnosis at the RTL offers a significantly superior alternative to diagnosis at the gate-level both in terms of diagnostic accuracy and computational efficiency

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference:

2000