Cart (Loading....) | Create Account
Close category search window
 

Inductance characterization of small interconnects using test-signal method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shah, J.T. ; Indian Inst. of Technol., Bombay, India ; Desai, M.P. ; Sanyal, S.

The test signal method can be used to measure and model inductance parameters (self and mutual) of a very small interconnect especially in high-density ICs by using a test signal (of small known amplitude and frequency) and a DC signal along with a differential circuit. Other measurement techniques such as LCZ and TDR for measuring inductance parameters are faced with limitations of L values greater than 5nH. The test signal injection compliments this method and facilitates measurement of very low L values, especially those encountered in high speed circuits. This technique is applicable in the designing and benchmarking stage and hence is used to model interconnect couplings before packaging and polysilicon layout. An account of interconnect-substrate effects causing displacement currents that result in self-inductive effects is given. Small interconnects have been modeled as lumped elements of a transmission line to form a full system integrity analysis of the test signal injection method circuitry for circuit simulation using SPICE. A careful simulation procedure was carried out to determine the input parameters of test signal amplitude and frequency to accommodate the parasitics of the interconnect under characterization

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.