By Topic

A practical approach to crosstalk noise verification of static CMOS designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Nagaraj, N.S. ; Texas Instrum. Inc., Dallas, TX, USA ; Cano, F. ; Young, D. ; Vohra, D.
more authors

In deep submicron technologies, coupling capacitance significantly dominates the total parasitic capacitance. This causes crosstalk noise to be induced on quiescent signals which could lead to catastrophic failures. This paper provides an overview of the issues related to crosstalk noise in static CMOS designs and presents a practical approach to full-chip crosstalk noise verification. A grouping based method is described for identification of potential victims and associated aggressors, in the absence of timing information. Results from crosstalk verification of a large DSP design is presented

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference:

2000