By Topic

Evaluation of various routing architectures for multi-FPGA boards

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jain, S.C. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Delhi, India ; Kumar, S. ; Kumar, A.

Multi-FPGA boards are being used for logic emulation, rapid prototyping, custom computing and low volume subsystem implementation. A key feature which characterizes these boards is their routing architecture (RA). Inter-FPGA connections in an RA can be of two types, named, fired connections through direct wires and programmable connections through intermediate Field-Programmable Interconnect Devices. This paper presents an analytical approach for evaluating routing performance of an RA employing both types of connections. Our approach consists of two steps: 1) generation of a random interconnection requirement matrix for modeling real circuits with an orientation towards the available interconnection architecture. 2) Checking the routability of the generated matrix on the given RA. The evaluation experiments for many RAs demonstrate that our methodology matches in results with purely experiment based approaches. However, it is more versatile in that it can evaluate new RAs. Also it provides more observability and controllability of architectural, circuit and performance parameters

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: