By Topic

Scalable pipelined micro-architecture for wavelet transform [image compression]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
K. Paul ; Dept. of Comput. Sci. & Technol., Deemed Univ., Agra, India ; D. R. Chowdhury ; P. P. Chaudhuri

A new scalable pipelined micro-architecture has been proposed for evaluating the discrete wavelet transform which demands very high processing power. The proposed scheme does away with the explicit multiply operation which is both expensive as well time consuming and provides an innovative method to obtain the transformed values of the discrete samples at every clock cycle

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: