By Topic

Formal verification of synthesized mixed signal designs using *BMDs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Ghosh ; Digital Design Environ. Lab., Cincinnati Univ., OH, USA ; R. Vemuri

We present a novel approach to functional verification of mixed signal designs by symbolic manipulations of multiplicative binary moment diagrams (*BMDs). *BMDs effectively represent and manipulate both algebraic and Boolean operations, which makes them suitable to handle the features of mixed signal systems. A formal model of the structural implementation of a synthesized design is extracted from the sized component netlist produced by the synthesis tool, in terms of characteristic behavior of the components and various voltage and current laws. For the synthesized implementation to be correct, it must imply formal models of user given behavior specification and other interesting properties. Circuit implementation and expected behavior are both modeled in *BMDs and the expected logical relation between them is proven

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: