By Topic

A low-complexity 2D discrete cosine transform processor for multimedia applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
L. Fanucci ; Centro di Studio per Metodi e Dispositivi per Radiotransmissioni, Nat. Res. Council, Pisa, Italy ; R. Saletti ; F. Vavala

This paper describes the project of a processor for the calculation of the direct/inverse two-dimensional discrete cosine transform to be employed in videoconference applications. This processor makes use of the separability technique as calculation method and of an architecture based on distributed arithmetic, in which multipliers are replaced by accumulation-and-shift blocks. The processor was implemented on the AMS 0.8 μm technology with semi-custom approach in order to realize an IP macro-cell to be integrated in multimedia ICs. It features a very low-complexity (15 kgates) for an overall area of 33 mm2 and a maximum frequency of 36 MHz. Besides, the processor is fully compliant with accuracy specifications in H.263 recommendation

Published in:

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on  (Volume:1 )

Date of Conference: