By Topic

Interval diagrams: increasing efficiency of symbolic real-time verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Strehl, K. ; Comput. Eng. & Networks Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland

In this paper, we suggest interval diagram techniques for formal verification of real-time systems modeled by means of timed automata. Interval diagram techniques are based on interval decision diagrams (IDDs)-representing sets of system configurations of, for example, timed automata-and interval mapping diagrams (IMDs)-modeling their transition behavior. IDDs are canonical representations of Boolean functions and allow for their efficient manipulation. Our approach is used for performing both timed reachability analysis and real-time symbolic model checking. We present the methods necessary for our approach and compare its results to another, similar verification technique-achieving a speedup of 7 and more

Published in:

Real-Time Computing Systems and Applications, 1999. RTCSA '99. Sixth International Conference on

Date of Conference:

1999