By Topic

An accurate logic threshold voltages determination model for CMOS gates to facilitate test generation and fault simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jing-Jou Tang ; Dept. of Electron. Eng., Southern Taiwan Univ. of Technol., Tainan, Taiwan

In this paper we present an accurate and efficient modeling technique for CMOS circuits to facilitate the implementation of test generation (TG) and fault simulation (FS). The model is more general than any previous model. The accuracy is achieved because the device parameters, circuit configuration, and test patterns are considered. The efficiency is achieved due to the simplicity of the solution methods that require no complex circuit level simulation and any empirical constant. By using this model the “Byzantine General” problem during the FS and TG can be overcome. Experimental data show that SPICE like accuracy can be achieved without carrying out circuit-level simulation

Published in:

Test Symposium, 1999. (ATS '99) Proceedings. Eighth Asian

Date of Conference: