A new low-noise logic family for mixed-signal integrated circuits

A new low-noise logic family is presented in which the supply current spikes due to switching are much reduced with respect to conventional CMOS circuits. A comparison with existing alternative circuits shows that, for the same supply voltage and the same power consumption, the new circuits have smaller area, higher noise margins, and lower delay.