By Topic

Altering transistor positions: impact on the performance and power dissipation of dynamic latches and flip-flops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. M. Mishra ; Dev. Centre, Infineon Technol. (AP) Pte. Ltd., Singapore ; S. S. Rofail ; Y. K. Seng

Floating nodes is a point of concern in dynamic latches and flip-flops. When floating these nodes are extremely susceptible to noise: their voltage level may get distorted owing to charge coupling with other nodes. The current approach to this problem is to convert these dynamic circuits into semistatic/static ones by using feedback transistors. Increased robustness in semistatic circuits comes at the expense of decreased performance and increased power dissipation. It is demonstrated that simply altering the relative positions of transistors can protect floating nodes from some of the sources of charge coupling. The simulation results show that for a 0.8 μm process the proposed technique leads to a significant improvement in both the speed and power dissipation of the true single-phase clocking single and double edge-triggered flip-flops without compromising chip area

Published in:

IEE Proceedings - Circuits, Devices and Systems  (Volume:146 ,  Issue: 5 )