By Topic

System-on-a-chip bus architecture for embedded applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Increasing levels of on-chip system integration means that more functional units need to be interconnected. To limit design effort and to allow for future reuse, this interconnection should be kept as simple and generic as possible. The need to limit clock cycle times and power consumption means that bus capacitance must be as low as possible. This can be done effectively by partitioning functional units onto discrete bus connections that are jointed by bus bridges. The paper describes the evolution of ARM system chip architectures of steadily increasing complexity and details a state-of-the-art design

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: