By Topic

A DSP with caches-a study of the GSM-EFR codec on the TI C6211

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
T. Jeremiassen ; Lucent Technol., Bell Labs., NJ, USA

Texas Instruments has positioned the C6211 as the low cost member of its C62xx family of DSPs. The C6211 differs from the other devices in this family in that it has a new on-chip memory architecture that uses a two-level cache hierarchy, something not typically seen on a DSP. This paper presents results of a performance study of the TI C6211 running the GSM-EFR speech codec, an important benchmark application in digital cellular telephony. A detailed analysis of the cache performance shows that the caches, although small, are effective in maintaining good performance, even in a multi-programmed workload, where cache pollution affects the memory system performance

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: