By Topic

Designing the M·CORETM M3 CPU architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. Scott ; M.CORE Technol. Center, Motorola Inc., Austin, TX ; Lea Hwang Lee ; A. Chin ; B. Moyer

The M·CORE microRISC architecture has been developed to address the growing need for long battery life among today's portable applications. In this paper we present the architectural enhancements of the M3 processor the successor to the original M·CORE M2 architecture. Specifically, we discuss the instruction buffer and pipeline enhancements, the branch prediction algorithm, branch folding for small program loops, the fast integer multiplier and several new instructions. We present performance comparisons between the M2 and M3 M·CORE processors. Finally, we also discuss two system implementations utilizing the M·CORE M3 processor

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: