By Topic

A unified systolic array for discrete cosine and sine transforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Long-Wen Chang ; Inst. of Comput. Sci., Nat Tsing Hua Univ., Hsinchu, Taiwan ; Wu, M.-C.

A linear systolic array for the discrete cosine transform, discrete sine transform, and their inverses is developed. It generates the transform kernel values recursively. Compared to the scheme with the transform kernel values prestored in memory either inside or outside each processing element, the clock period is shortened by a memory access time. In addition, the array pays no cost for prestorage. The systolic array has the advantages of pipelinability, regularity, locality, and scalability, making it quite suitable for VLSI signal processing

Published in:

Signal Processing, IEEE Transactions on  (Volume:39 ,  Issue: 1 )