By Topic

Matrix multiplication on non-planar systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A modification of the standard design procedure for mapping nested loop algorithms into systolic arrays is described in this article. This modification enables the authors to obtain non-planar systolic arrays for matrix multiplication with an optimal number of processing elements for a given problem size. The modification is based on composition of two linear mappings

Published in:

Telecommunications in Modern Satellite, Cable and Broadcasting Services, 1999. 4th International Conference on  (Volume:2 )

Date of Conference: