Matrix multiplication on non-planar systolic arrays

A modification of the standard design procedure for mapping nested loop algorithms into systolic arrays is described in this article. This modification enables the authors to obtain non-planar systolic arrays for matrix multiplication with an optimal number of processing elements for a given problem size. The modification is based on composition of two linear mappings.