By Topic

Versatile architecture for block matching motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Han, T.H. ; CDMA Team Syst. LSI Bus., Samsung Electron. Co. Ltd., Kyungki, South Korea ; Hwang, S.H.

A novel architecture for the block matching technique is proposed which can flexibly deal with various sizes of matching block and miscellaneous motion vector prediction modes of the current video coding standards, without extra area and control overhead. The processing element array of the proposed architecture features a separate difference and accumulation unit, considering the balanced delay time among operational data paths and efficient hardware resource utilisation. The VLSI realisation of the proposed architecture using 0.6 μm CMOS technology shows significant improvement over a conventional systolic architecture in both area and speed

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:146 ,  Issue: 4 )