By Topic

A self-restored current-mode CMOS multiple-valued logic design architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Teng, D.H.Y. ; Dept. of Electr. Eng., Saskatchewan Univ., Saskatoon, Sask., Canada ; Bolton, R.J.

This paper discusses a self-restored architecture for current-mode CMOS multiple-valued logic (MVL) design. The self-restored architecture is characterized by using both current-mode MVL circuits and voltage-mode binary circuits to implement MVL functions and to restore output signals simultaneously. Binary gates are used within the design architecture so that MVL-binary or binary-MVL conversion circuits are not required to interface with binary circuits. The average size of the resulting circuits is smaller than those using standard MVL operators

Published in:

Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on

Date of Conference:

1999