By Topic

Selective instruction compression for memory energy reduction in embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
L. Benini ; Bologna Univ., Italy ; A. Macii ; E. Macii ; M. Poncino

Proposes a technique for reducing the energy required by firmware code to execute on embedded systems. The method is based on the idea of compressing the most commonly executed instructions so as to reduce the energy dissipated in memory accesses. Instruction decompression is performed on the fly by a hardware module located between processor and memory: no changes to the processor architecture are required. Hence, our technique is well-suited for systems employing IP (instruction processor) cores whose internal architecture cannot be modified. We describe a number of decompression schemes and architectures that effectively trade hardware complexity for memory energy and bandwidth reduction, as proved by experimental data collected by executing several sample programs.

Published in:

Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on

Date of Conference:

17-17 Aug. 1999