By Topic

Optimization of the design of the heterojunction vertical field effect transistor using a two-dimensional self-consistent Monte Carlo method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Weinzierl ; Sch. of Electr. Eng., Cornell Univ., Ithaca, NY, USA ; J. P. Krusius

Extensive Monte Carlo simulations of both steady-state and transient operation of a heterojunction vertical field-effect transistor (VFET) show that the discrepancy between measured and predicted cutoff frequencies for the device has two causes. First, experiments with lateral gate placement show that fabricated devices have not been optimized for high-speed performance. In addition, it is shown that because the operation of the devices in this study was governed by hot carrier transport and multidimensional space charge effects, previous predictions which did not take these phenomena into account are unrealistic. The structure and characteristics of the device used to verify the accuracy of the simulation method are described. A simple conceptual model which considers both local current continuity and space charges is presented for understanding the Monte Carlo results

Published in:

High Speed Semiconductor Devices and Circuits, 1989. Proceedings., IEEE/Cornell Conference on Advanced Concepts in

Date of Conference:

7-9 Aug 1989