By Topic

Effects of in-situ arsenic-doped amorphous silicon emitter process on SiGe heterojunction bipolar transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Gallagher, M. ; IBM Microelectron. Div., Essex Junction, VT, USA ; Rice, M. ; Langdeau, G. ; Lanzerotti, L.
more authors

This paper discusses the use of a single wafer process tool to deposit As-doped amorphous silicon emitter films on double polysilicon, self-aligned SiGe heterojunction NPN bipolar transistors. In-situ processing has the advantage of reducing the number and complexity of process steps while being compatible with sub-350 nm emitter technologies. Below 350 nm implanted polysilicon emitters are expected to encounter adverse perimeter effects and the plug effect. We report increased transistor gain with amorphous silicon emitters compared with similarly doped polysilicon emitters caused by a reduction in the base current. We will demonstrate how the base current can be controlled by polysilicon deposition temperature. Also, with in-situ doping, we show how improved uniformity of the As concentration at the base-emitter junction translates into improved across-wafer uniformity for the pinch base sheet resistance

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference:

1999