Cart (Loading....) | Create Account
Close category search window
 

Minimizing in-line calculated yield errors by optimizing and maintaining ADC classifier performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Blais, J. ; IBM Microelectron., Essex Junction, VT, USA ; Pilon, T. ; Robitaille, C. ; Bartholomew, K.
more authors

Automatic defect classification (ADC) has become a standard tool to monitor and manage yield-limiting defects in the semiconductor industry. The ADC system is more productive than manual classification systems because of its greater accuracy, consistency, and throughput. Engineers have used it to assist in yield learning, monitoring for excursions, and making in-line yield predictions. Semiconductor manufactures use in-line yield predictions to adjust wafer starts and appropriately disposition lots. This paper explores the quality of the in-line defect-limited yield (DLY) prediction as a function of ADC system performance. When the ADC system is operating optimally, the in-line DLY error is minimized. Maintaining optimal system performance is a two-part project. First, system hardware must be appropriately calibrated and maintained. Secondly, the ADC classifier set-ups must be optimized. ADC classifier performance is measured with two values: accuracy and purity. The relationship between accuracy, purity, and error in the PLY calculation is described. Techniques to optimize classifier performance are discussed. Programmed defect standard wafers (PDSW) are a proven means to monitor the health of inspection tools. A particular PDSW, known as TDS, provides benefits over conventional PDSWs in that it may be used on a variety of inspection tools and is a challenging and sensitive measure of ADC performance. The improvement of in-line defect-limited yield caused by the implementation of the TDS is explored. The impact of in-line DLY prediction on overall fabricator productivity is also discussed

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference:

1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.