By Topic

Shallow trench isolation etch process for 0.2 μm trench capacitor DRAM technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Y. Karzhavin ; White Oak Semicond., Sandston, VA, USA

This paper presents results of the STI etch process developed for 64 MB Trench Capacitor DRAM technology, scalable for future generations of the product as well. An aspect ratio of 2.5 was achieved. High uniformity of the trench depths and after etch Critical Dimensions (ACI CD) are demonstrated. A low etch bias <0.01 μm was achieved. This manufacturable STI process for sub-0.2 μm technologies was developed for applications in an MRlE etcher with an electrostatic chuck (ESC) and Silicon shadow ring. The Si-ring provided 60-100% improvement in the STI depth and ACI CD stability across the wafer. Mean time between chamber cleans and cost of the process kit consumable parts improved 30 - 50%

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference: