By Topic

TAT- and cost-reduction strategies in LSI manufacturing test process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fujioka, Hiromu ; Fac. of Eng., Osaka Univ., Japan ; Nakamae, Koji ; Chikamura, A. ; Kitamura, M.

Testing strategies in the test process composed of a wafer-probe testing phase, an LSI assembly and packaging phase, and a final testing phase are discussed to reduce the turn around time and costs with the manufacturing yield as a parameter through an event-driven simulation analysis. Three screening strategies considered in the wafer-probe testing phase are exhaustive testing, checkerboard sample testing and no wafer testing [NW]. The application of the simulation program to a test process for one-chip microcomputers showed that the NW strategy becomes effective in a yield range of larger than 70%. The simulation allows one to predict the effectiveness of the testing strategy with the manufacturing yield as a parameter

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference:

1999