By Topic

Real time failure analysis of Cu interconnect defectivity through bitmap overlay analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sheth, V.R. ; Adv. Products Res. & Dev. Lab., Motorola Inc., Austin, TX, USA ; Nguyen, H. ; Dao, P. ; Miscione, A.M.

Bitmap to in-line defect overlay analysis was performed on a 4 Mbit SRAM memory array, which uses copper interconnect. This analysis provides an effective method of identifying killer copper defects, which inhibit product yield. It has been shown that bitmap overlay (BMOL) analysis is a very effective way of identifying killer defects for any technology at any process step. This can be proven to be a very powerful tool to relate physical defectivity to significant yield loss mechanisms. It has been shown that BMOL can be used to assign a root cause mechanism or a defect to an actual electrical fail without incurring tedious hours of destructive failure analysis. Failure analysis was, however, used to initially verify and confirm root cause of the electrical failures identified by BMOL analysis

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference:

1999