By Topic

CMOS 10 MHz-IF downconverter with on-chip broadband circuit for large image-suppression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Behbahani, F. ; Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA ; Kishigami, Y. ; Leete, J. ; Abidi, A.A.

A highly selective superheterodyne radio receiver has so far defied complete integration because it is difficult to adequately reject the image with only on-chip circuits. Practical quadrature downconversion mixers, limited by gain mismatch and phase inaccuracy, usually reject the image by no more than 35 dB or so. This may be good enough in a low intermediate frequency (IF) receiver for certain cellular systems such as GSM or DECT, because the base station limits the relative power of the adjacent channels comprising the image. However, in non-cellular or unregulated ISM bands the adjacent channel level, and therefore the strength of the image, is relatively unconstrained. This paper describes a circuit that rejects the image by almost 60 dB over two octaves of frequency centered at 10 MHz with no need for adjustment or tuning. It is intended for use in a fully integrated low-IF superheterodyne receiver. The prototype circuit is implemented in 0.6 /spl mu/m CMOS.

Published in:

VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on

Date of Conference:

17-19 June 1999