By Topic

A low-power multi-gigabit CMOS/SIMOX LSI design using two power supply voltages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Ohtomo, Y. ; NTT Syst. Electron. Labs., Japan ; Sawada, H. ; Ohno, T. ; Sakakibara, Y.
more authors

An effective way to reduce the power consumption of a high-speed LSI is to use two supply voltages. Most circuit parts off the critical path can then operate at a supply voltage lower than that of parts in the critical path. Rows of logic-cell blocks for example, can be assigned to circuits for either a high or low supply voltage, and this approach has been used to reduce the power consumption of a 75-MHz 0.3-/spl mu/m bulk CMOS media processor using both 3.3-V and 1.9-V supply voltage. Here we use a fully depleted CMOS/SIMOX device and 2-V/1-V supply voltages to enhance the low-power characteristics of the two-supply-voltage technique with a little area penalty.

Published in:

VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on

Date of Conference:

17-19 June 1999