By Topic

840 Mb/s CMOS demultiplexed equalizing transceiver for DRAM-to-processer communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jae-Yoon Sim ; Dept. of Electr. Eng., Pohang Inst. of Sci. & Technol., South Korea ; Young-Soo Sohn ; Hong-June Park ; Chang-Hyun Kim
more authors

An equalizing transceiver was designed for DRAM bus system and implemented using a 0.35 /spl mu/m CMOS technology. To maximize the data rate a one-to-eight demultiplexing scheme was used to remove inter-symbol interference. The maximum data rates were measured to be 840 Mb/s without loading and 760 Mb/s with the total capacitance load of 110 pF at the bit error rate less than 10/sup -12/. The chip size was 1500/spl times/700 /spl mu/m/sup 2/ and the power consumption was 150 mW at the supply voltage of 3.3 V.

Published in:

VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on

Date of Conference:

17-19 June 1999