By Topic

Minimisation of power consumption in digital integrated circuits by reduction of switching activity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Brzozowski, I. ; Inst. of Electron. AGH, Krakow, Poland ; Kos, A.

The authors aim at directing attention on the problem of minimisation power consumption in combined digital integrated circuits by way of minimising the total number of switchings of all the gates in the circuit, which perform the required logical function. An attempt of providing this minimisation at the stage of the circuit logical synthesis is a novelty

Published in:

EUROMICRO Conference, 1999. Proceedings. 25th  (Volume:1 )

Date of Conference: