By Topic

High level pre-synthesis optimization steps using hierarchical conditional dependency graphs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kountouris, A.A. ; Mitsubishi Electr. ITE, Rennes, France ; Wolinski, C.

Taking advantage of existing High-Level Synthesis (HLS) tools is a possibility that merits consideration. Existing HLS technology took many years to develop and has reached a stage where complex combinations of optimization trade-off's can be handled. At this stage, developing a whole new tool chain based on a different internal representation seems to be quite impractical. Nevertheless it is always possible to add some high level optimizing step which permits to improve the performance of existing tools. In this context we propose high level pre-synthesis optimization using our HCDGs (Hierarchical Conditional Dependency Graph) as internal representation. Combination of pre-synthesis and powerful HCDG representation is a principal novelty of our approach. Experimental results using as target synthesis tool the SYNOPSYS behavioral compiler, show significant amelioration of the synthesis results

Published in:

EUROMICRO Conference, 1999. Proceedings. 25th  (Volume:1 )

Date of Conference:

1999