By Topic

Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
D. Kania ; Inst. of Electron., Silesian Tech. Univ., Gliwice, Poland

The PAL-based structure constitutes the kernel of many CPLD and FPGA devices. The problem of appropriate decomposition of the whole devices under design into suitable parts which can be realized as single PAL-based logic blocks containing the limited number of terms, is one of basic problems of the synthesis process. The method of two-level logic synthesis that makes use of three-state output buffers constituting the additional internal resources of logic blocks, is presented in this paper. Developed algorithms, implemented within the Decomp system, have been used for partitioning the benchmark circuits due to realization by means of the PAL-based logic blocks with the given number of terms. Synthesis of benchmark circuits for standard PAL20V8 devices has also been carried out and the obtained results have been compared to the ones published previously

Published in:

EUROMICRO Conference, 1999. Proceedings. 25th  (Volume:1 )

Date of Conference: