By Topic

Ladder derived switched-current decimators and interpolators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. E. J. Ng ; Dept. of Electron. & Electr. Eng., Glasgow Univ., UK ; J. I. Sewell

Switched-current elliptic decimators and interpolators based on bilinear-transformed low-sensitivity ladder structures are proposed. The combination of polyphase networks and doubly terminated ladder structures preserve low passband sensitivity and maximizes time for settling by operating at the lower sampling frequency. The decimators are derived via a z-domain multirate transformation procedure. Two different types of decimator architectures, finite-impulse response (FIR)-infinite-impulse response (IIR) cascade (FIC) and multiple feed-in (MFI) are presented and compared. The complementary IIR-FIR cascade (IFC) and multiple feed-out (MFO) interpolator structures are obtained by direct transposition, which avoids the need for redesign. A third-order elliptic low pass filter is used as prototype for deriving the decimators and interpolators. The circuits are verified by SCNAP4 and HSPICE simulations

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:46 ,  Issue: 9 )