By Topic

Architecture and VLSI implementation of digital symbol timing recovery for DTV receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Huang, H. ; Cadence Design Syst. Inc., San Jose, CA, USA

Completely digital symbol timing recovery architectures have advantages over the conventional mixed analog and digital approach, such as ease of system integration (especially for VLSI implementations) and flexible sampling rates. This paper is split into two main parts. The first part describes a digital symbol timing recovery architecture designed for digital television (DTV) receivers and also presents the associated design tradeoffs. The second part discusses an important aspect of the VLSI implementation of the architecture, which is the design and verification of the system clocking scheme

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:45 ,  Issue: 2 )