By Topic

Synthesis of distributed embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kuchcinski, K. ; Dept. of Comput. & Inf. Sci., Linkoping Univ., Sweden

This paper presents a new approach for modeling and synthesis of distributed embedded systems. These systems are represented as task graphs and modeled using finite domain constraints. The synthesis of such models into a distributed architecture consisting of microprocessors, ASICs and communication devices, is then defined as an optimization problem and it is solved using constraint solving techniques. The presented approach offers a powerful modeling technique of advanced features, such as conditional subtasks and functional pipelining. The experimental results prove the feasibility of this approach and runtimes which are of several orders of magnitude faster than the runtimes of respective MILP formulations

Published in:

EUROMICRO Conference, 1999. Proceedings. 25th  (Volume:1 )

Date of Conference: