By Topic

The dual gate base resistance controlled thyristor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Baliga, B.J. ; Power Semicond. Res. Center, North Carolina State Univ., Raleigh, NC, USA ; Ravi Kurlagunda

A new device concept, called the dual gate base resistance controlled thyristor (DG-BRT), is introduced for simultaneously obtaining the low on-state voltage drop of a thyristor together with a good forward biased safe operating area. The two gates are used to control an N-channel and a P-channel MOSFET integrated with a thyristor structure using the DMOS process. When a positive bias is applied to both gates, the device operates in the thyristor-mode with a low on-state voltage drop at even high current densities. When a negative bias is applied to the OFF-gate, the device operates in the IGBT-mode with the saturated current controlled by the positive bias applied to the ON-gate. The results of two-dimensional numerical simulations and measurements performed on devices with 600 V forward blocking capability are reported.

Published in:

Electron Device Letters, IEEE  (Volume:16 ,  Issue: 6 )