An architecture for simplifying fault diagnosis is presented. The method is applied to circuits incorporating built-in current (BIC) sensors and is based on hardware partitioning, does not increase the number of pins and is independent of the fault diagnosis heuristic at the logic level
Published in:
Electronics Letters
(Volume:35
,
Issue:
14
)
Date of Publication: 8 Jul 1999