By Topic

Design methodology for neural network simulation of sequential circuits using neural storage elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
N. Dagdee ; Dept. of Comput. Eng., SGS Inst. of Technol. & Sci., Indore, India ; N. S. Chaudhari

Multilayer feedforward networks have been found suitable for applications in which they need to learn binary-to-binary mappings. We propose a design methodology to simulate sequential functions using neural networks. The combinational function is implemented by a perceptron network with single hidden layer trained using an ETL algorithm. Design of neural storage elements similar to flip-flops is also proposed, which are used as memory elements to store the internal states. Use of the ETL algorithm guarantees convergence for any binary-to-binary mapping, and generally leads to faster convergence than the backpropagation algorithm. The resulting network only consists of neural elements, with all the neurons having integer valued weights and activation thresholds making the network more suitable for hardware implementation using digital VLSI technology

Published in:

SICE Annual, 1999. 38th Annual Conference Proceedings of the

Date of Conference:

Aug 1999