By Topic

Low-power circuit implementation for partial-product addition using pass-transistor logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Law, C.F. ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore ; Rofail, S.S. ; Yeo, K.S.

A low-power circuit implementation that performs partial-product addition within a 16×16-bit parallel multiplier is presented. The circuits are based on 0.8 μm and 0.35 μm BiCMOS processes and utilise mainly pass-transistor logic circuits. Unlike other pass-transistor implementations reported, the proposed circuits fully exploit the non-full-swing nature of the pass-transistor circuits, thus achieving low power operation. Despite the poorer current drive capability of the non-full-swing nodes, speed performance is maintained by stacking as few pass transistors in series as possible, and keeping the capacitive loading of the non-full-swing nodes as low as possible. The proposed implementation consists of a low-power 32-bit carry-select (CS) two-operand adder and a Wallace tree adder utilising a non-full-swing pass-transistor 4-2 compressor. Significant improvement in terms of power has been achieved when compared with existing circuits, thus making the proposed implementation suitable for a low-power high performance multipliers

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:146 ,  Issue: 3 )