By Topic

Sound design of low power nested transconductance-capacitance compensation amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xie, X. ; Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA ; Schneider, M.C. ; Sanchez-Sinencio, E. ; Embabi, S.H.K.

An amplifier design approach is presented which is based on an all region MOS transistor model. Low power analogue circuits are designed using the presented approach. For illustrative purposes a nested transconductance-capacitance compensated (NGCC) operational amplifier is designed. Verification was carried out using a CMOS chip prototype which yields an op-amp with 105 dB gain, a 1.05 MHz gain-bandwidth product, 0.28 mW power consumption and 0.137 mm/sup 2/ active area for a 2 V supply voltage and 10 k/spl Omega//20pF load.

Published in:

Electronics Letters  (Volume:35 ,  Issue: 12 )