By Topic

Process integration of a direct-on-metal, non-etchback, κ=2.5 spin-on polymer for the 0.18 μm CMOS technology node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Sum, J.C. ; Lab. of ULSI Res., Hewlett-Packard Co., Palo Alto, CA, USA ; Ray, G.W. ; Ma, S. ; Kavari, R.
more authors

Process integration of a κ=2.5 spin-on dielectric polymer into double-level metal CMOS parametric test structures at two technology nodes (0.35 μm and 0.18 μm) is described. This was accomplished using a single-coat, DOM (direct-on-metal), NEB (nonetchback) process. The structures are globally planarized using a standard CMP process on an oxide-based layer used to cap the low-k spin-on dielectric. Details of the process are presented together with electrical data demonstrating very low capacitance and low leakage current, even after multiple thermal cycles

Published in:

Interconnect Technology, 1999. IEEE International Conference

Date of Conference:

1999