By Topic

Teaching pipelining and concurrency using hardware description languages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tsai Chi Huang ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Yalamanchili, S. ; Melton, R.W. ; Bingham, P.R.
more authors

Relating to a previous simplified VHDL processor model, a more advanced synthesized VHDL pipeline microprocessor model was developed and has been used in the second term computer architecture course offered in the School of Electrical and Computer Engineering at the Georgia Institute of Technology, USA. This paper first describes the pipeline processor model and its VHDL implementation. It then presents various implementation extensions that have been assigned and completed within a satisfactory period by participating students

Published in:

Microelectronic Systems Education, 1999. MSE'99. IEEE International Conference on

Date of Conference: