By Topic

Standard design flows of logic LSIs in Japanese universities and VDEC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ikeda, M. ; VDEC, Tokyo Univ. ; Asasa, K.

We describe two pilot activities of VDEC (VLSI Design and Education Center) in 1998; testing new implementation technologies and development of IPs. In the former project we tested Hitachi's 0.35 μm technology, where 10 major universities participated and several kinds of design methods and libraries were tried and evaluated. In the latter project, we aimed to encourage IP design and distribution in Japanese universities, where 6 major universities participated. The designed and measured results will be opened in several levels of abstraction; hard IP macro blocks, soft IPs and analog modules

Published in:

Microelectronic Systems Education, 1999. MSE'99. IEEE International Conference on

Date of Conference:

1999