By Topic

Electrical and materials characterization of a robust YBCO multilayer film process for HTS circuit applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)

We have developed a 2" multilayer HTS process that contains four epitaxial layers (3 superconducting and one dielectric) and up to 4 additional non-epitaxial layers. Employing n-factorial and Taguchi designed experiments, we have improved crossover critical currents by 45/spl times/ and via critical currents by 60/spl times/. We use the DOE approach to quantitatively compare processing factors and identify those which are electrically significant. Transmission Electron Microscopy confirms the morphological changes which cause the electrical response. This article highlights the history of our multilayer process, using both TEM and electrical results to show how process modifications have led to a robust multilayer process for HTS circuit applications.

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:9 ,  Issue: 2 )