By Topic

Design investigation of 1D-arrays of metallic single electron tunneling transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Knoll, M. ; Tech. Hochschule Ilmenau, Germany ; Uhlmann, F.H.

Starting from the geometry and material constants we calculate the capacitances in metallic single charge tunneling structures using a 3D numerical field computation tool based on the boundary element method. This is exemplified by means of a step-edge cut-off tunnel junction geometry. Beginning with a single junction we further investigate multi-junction single electron transistors and, for the first time, arrays of them. Beside this calculation of the intercapacitance matrix we quantitatively analyze the influence of parasitic background charges. In view of its performance our tool could establish the basis for the evaluation of more complex layouts in single charge electronics.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:9 ,  Issue: 2 )