By Topic

Processing and characterization of high Jc NbN superconducting tunnel junctions for THz analog circuits and RSFQ

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
V. Larrey ; CEA, Centre d'Etudes Nucleaires de Grenoble, France ; J. -C. Villegier ; M. Salez ; F. Miletto-Granozio
more authors

A generic NbN Superconducting Tunnel Junctions (STJ) technology has been developed using conventional substrates (Si and SOI-SIMOX) for making THz spectrometers including SIS receivers and RSFQ logic gates. NbN/MgO/NbN junctions with area of 1 /spl mu/m/sup 2/, Jc of 10 kA/cm/sup 2/ and low sub-gap leakage current (Vm>25 mV) are currently obtained from room temperature sputtered multilayers followed by a post-annealing at 250/spl deg/C. Using a thin MgO buffer layer deposited underneath the NbN electrodes, ensures lower NbN surface resistance values (Rs=7 /spl mu//spl Omega/) at 10 GHz and 4 K. Epitaxial NbN [100] films on MgO [100] with high gap frequency (1.4 THz) have also been achieved under the same deposition conditions at room temperature. The NbN SIS has shown good I-V photon induced steps when LO pumped at 300 GHz. We have developed an 8 levels Al/NbN multilayer process for making 1.5 THz SIS mixers (including Al antennas) on Si membranes patterned in SOI-SIMOX. Using the planarization techniques developed at the Si-MOS CEA-LETI Facility, we have also demonstrated on the possibility of extending our NbN technology to high level RSFQ circuit integration with 0.5 /spl mu/m/sup 2/ junction area, made on large area substrates (up to 8 inches).

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:9 ,  Issue: 2 )