Scheduled System Maintenance on December 17th, 2014:
IEEE Xplore will be upgraded between 2:00 and 5:00 PM EST (18:00 - 21:00) UTC. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Fabrication technology for high-density Josephson integrated circuits using mechanical polishing planarization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Numata, H. ; Fundamental Res. Labs., NEC Corp., Ibaraki, Japan ; Nagasawa, S. ; Tanaka, M. ; Tahara, S.

A mechanical polishing planarization (MPP) process is developed with an endpoint detection method. MPP makes it possible to form self-aligned contacts on small junctions and to decrease parasitic inductance. It can also control the thickness of the insulation layers precisely. MPP was used to fabricate a 22 /spl mu/m/spl times/22 /spl mu/m vortex transitional memory cell and the cell operated correctly. The reliability of interlayer insulation was increased for 64-Kbit memory cell arrays fabricated using MPP. It is concluded that MPP is an effective technology for fabricating high-density Josephson circuits.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:9 ,  Issue: 2 )