By Topic

Low phase noise programmable clock generators for wireless modems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Belzile ; Dept. of Electr. Eng., Ecole de Technol. Superieure, Montreal, Que., Canada ; N. Batani

Modern digital programmable modems require very stable clock generation at the transmit side to provide a clean spectrum and to guarantee bit count integrity in the presence of prolonged signal outages. On the other hand, such modems need also to carry various traffic rates which in turn require a programmable clock. This paper covers the design performance and analysis of a high frequency, DDS driven, third order DPLL. The paper identifies the noise sources in such a design which differ from the traditional VCO driven PLL noise sources. Furthermore the analysis and hardware implementation of a low cost, low phase noise, wide range, high frequency and programmable clock generator are presented in the paper

Published in:

Signal Processing Advances in Wireless Communications, 1999. SPAWC '99. 1999 2nd IEEE Workshop on

Date of Conference: